Abstract-An interleaving fixed-switching-frequency quasisliding control algorithm based on the zero average dynamics approach is reported and applied to the design of a modular system of parallel-connected single-phase inverters. This approach is used in a laboratory prototype of three inverters with field-programmable gate array control-based implementation embedding this algorithm, as well as a power management strategy for handling the number of active inverters. Experimental results are provided to illustrate the design features in terms of ac output voltage regulation, balanced current sharing among mismatched modules, interleaved fixed-switching-frequency operation and robustness with respect to load variations, and inverter activation during system operation.
I. INTRODUCTION
T HIS PAPER focuses on the control of a modular dc-ac power conversion system comprising m single-phase inverter modules whose outputs are parallel-connected to the load. This power conversion structure exhibits the following features, improving power management flexibility and reliability.
1) System power can be easily increased by parallel connecting additional inverter modules to the power conversion structure. 2) For a fixed power capability, device stresses can be reduced by adding inverter modules since the power density handled by each module is reduced. 3) The control of the number of active inverters allows the implementation of power management and fault-tolerant control policies which improve power system design [1] . 4) The modular power conversion structure is particularly well suited to benefit from the advantages of fixedfrequency interleaving operation mode such as the reduction in switching losses and output current ripple.
The control design of such modular inverter system must ensure both fast ac output voltage regulation with respect to input voltage and load transients and appropriate power sharing among active inverters, by controlling each inverter current. Furthermore, in contrast to the single inverter case, the resulting design must be robust when one or more parallel-connected inverters are turned on/off during system operation by power management and/or fault-tolerant control policies. In addition, operation at a fixed-switching-frequency rate is desirable since it facilitates the design of filter elements and allows both the control of switching losses and the implementation of interleaving modulation.
Several control strategies can be applied to achieve output voltage regulation and balanced current sharing among active inverter modules [1] - [10] . For instance, the master-slave technique is based on the design of a master inverter voltage loop ensuring tracking of the desired sinusoidal voltage reference and of as many current loops as slave inverters, which are in charge of tracking master inverter current. The common approach to the design of the corresponding controllers generally assumes a fixed-frequency pulsewidth-modulation (PWM) operation and applies standard linear control techniques on a linear model of the inverter system.
In consequence, the resulting linear controllers are model dependent, leading to output waveforms sensitive to inverter system parameter variations, as in the case of module mismatching. It must be pointed out that, in the area of dc-dc parallel power conversion, several authors have proposed the use of more sophisticated techniques, such as robust control, to overcome power sharing problems associated with module mismatching. However, this generally results in high order controllers and the need for numerical algorithms to design controller coefficients [3] , [5] , [6] . Furthermore, these approaches are not robust when the number of active inverters of the modular system varies according to power management and/or fault-tolerant control policies.
In order to tackle the model dependence problem of PWMbased linear control, this paper proposes a fixed-switchingfrequency quasi-sliding-mode control approach for inverter system control design. This choice is motivated by the fact that quasi-sliding mode control preserves the robustness properties of its sliding mode control counterpart with respect to inverter system parameter variations. Moreover, unlike the sliding mode control approach, this technique also ensures a fixed-switchingfrequency operation and allows the implementation of interleaving algorithms. In this regard, this paper has selected the algorithm based on the zero average dynamics (ZAD) approach, whose robustness properties are described in [12] , among the quasi-sliding control algorithms reported in the literature in the framework of single inverter control [13] - [16] .
Accordingly, the first aim of this paper is to design a set of quasi-sliding control laws and the corresponding multipleinput-multiple-output (MIMO) ZAD algorithm, leading the system to the desired steady-state sliding motion, which is achieved by solving a "sliding surfaces to control inputs" decoupling problem, i.e., reducing the MIMO control problem to m single-input-single-output (SISO) control problems.
The second goal of this paper is to experimentally validate design features on a laboratory prototype of three parallelconnected inverters. Specific test conditions were selected to verify proper operation of ZAD control laws under interleaving modulation. In addition, a power management strategy for turning on/off the available inverters according to the load power demand was considered to test control robustness when the number of active inverters varies during system operation. As a proof of concept, all the control algorithms and the interleaving modulation were embedded into a field-programmable gate array (FPGA) since its hardware-based concurrent processing capability allows a cycle by cycle power system control, which was fixed to 23 kHz for the present case [17] - [19] . This paper is organized as follows. After stating the control problem in Section II, Section III proposes and analyzes a control design solution in the frame of sliding mode control. This procedure enables direct application of the ZAD algorithm, as described in Section IV. Section V outlines the main FPGAbased control blocks implementing the proposed quasi-sliding mode control laws, an interleaving algorithm, and the power management strategy. Section VI shows experimental results on the laboratory prototype to highlight the features of the proposed approach, particularly control robustness with respect to inverter activation during system operation. Conclusions are finally drawn in Section VII.
II. STATEMENT OF THE PROBLEM
Two problems are generally associated with parallelconnected inverters, i.e., an output voltage tracking and balanced current sharing among active inverter modules.
A circuit scheme of m parallel-connected inverters is shown in Fig. 1 . The system is composed of m full-bridge switches with a second order LC filter. The dc input voltages are properly switched and filtered to feed an ac load. The inductors are modeled with their loss resistance, and the rest of the components are considered ideal.
It is worth mentioning that inductances L i (i = 1, . . . , m) are split into two equivalent inductances so that short circuits in the input voltage sources are avoided irrespective of the values of the control variables u i . The system can be modeled by the following set of differential equations: For more compact writing of the equations, let us define
T ∈ m+1 the state vector,
T ∈ 2 the disturbances vector, and
m the control vector. Equation (1) can be rewritten in these variables aṡ
where
The control problems of such systems are, in fact, tracking problems, namely, a voltage tracking problem for ν o with reference V ref and m-2 tracking problems for the inductor currents. In this regard, since the current through L 1 will be used as reference, it must be computed from the state variables, i.e.,
III. SLIDING-MODE SOLUTION

A. Sliding-Mode Control Laws
In accordance with the main guidelines of sliding-mode control theory [20] - [23] , the first step in the control design is to define as many switching surfaces as control variables so that the ideal sliding dynamics coincides with the desired steady-state behavior. Consider a master-slave strategy where the master role is assigned to the first inverter. Note that the output voltage ν o is relative degree two with respect to all the inputs. Thus, the output voltage error is forced to perform a linear first order dynamics while all the slave inverter currents are compared to the master current i L1 . Both ac output voltage regulation and balanced current sharing among the inverter modules can be achieved by the following set of switching surfaces:
. . .
is an external sinusoidal reference defined by the user, and i L1 (t) is given by (4) . The control action related to the switching surface σ 1 , already proposed by Carpita and Marchesoni in [13] , is in charge of output voltage regulation since σ 1 (t) = 0 leads to
Similarly, the control actions corresponding to σ 2 , . . . , σ m are devoted to current sharing balance of the system with respect to the master inverter current reference i L1 (t),
The equations can be compacted as follows:
T ∈ 2 , and K ν , K i , B r , and B Sd are matrices whose elements can be easily deduced from (5)
A standard design procedure for control laws in MIMO systems is based on a decoupling approach, namely, a change of variables in the switching surfaces or the input variables is applied in order to reduce a MIMO control design problem to m SISO problems. Since in power converter inputs typically model switching actions, and it is beneficial to preserve this relationship, the "sliding surfaces to control inputs" decoupling problem is solved by finding equivalent equations for the sliding variety. A sufficient condition is that (∂σ/∂x)B be an invertible matrix of constant coefficients.
As will be seen in Section IV, the use of a decoupling approach in control design allows direct application of the ZAD quasi-sliding control algorithm [12] , which ensures the desirable fixed-switching-frequency operation of the system.
Lemma:
3)
Proposition: The MIMO design control problem results in m SISO design control problems provided that the following sliding surfaces are used:
Proof: μ-sliding surfaces are obtained from σ surfaces by the change of variables Ω = Δ((∂σ/∂x)B)
Proposition: Each of the new switching surfaces μ i defined in (7) depends on its own inverter inductor current, as well as on the load current and the output voltage and its derivative only, i.e.,
Proof: It is straightforward using (7), (5), and (4). Hence, the variables to be measured when implementing the control action driving the i-th inverter are i Li , i o , ν o , and ν o only, which facilitates a modular conception of the power conversion system. The decoupling procedure gives
Adding up to and subtracting the equivalent control u ieq from (8) results in
and taking into account that
gives μ i = 0 provided that
which are necessary conditions for sliding motion when u i ∈ {−1, 1}.
B. Design Restrictions
Inequalities (11) will be used to derive some design restrictions which have to be considered in the selection of the converter parameters. These inequalities (11) must hold particularly for the ideal sliding dynamics steady state,
The steady-state equivalent controls u ieq , derived by applying the invariance condition dσ i /dt = 0, where i = 1, . . . , m to (5), result in
Replacing (12) in (11) yields
Equation (13) A sin(ωt) in (13) gives
Therefore, the steady-state sliding motion on σ 1 ∩ σ 2 ∩ · · · ∩ σ m is ensured for values of the output amplitude-input voltage ratio A/E i lying below the upper bound given by the Bode plot of γ i (ω). Furthermore, since this analysis must be carried out for all the control variables (i.e., for u i with i = 1, . . . , m), the overall steady-state sliding domain will be upper bounded by the intersection of all the Bode plots. For instance, Fig. 2 shows the frequency responses γ i (ω) for a parallel-connected inverter system composed of three inverters with the following mismatched parameters:
and the frequency responses when no parallel connection is adopted. In this figure, the dashed area displays the set of values of A/E as a function of ω, where the sliding motion is guaranteed.
Note that this steady-state constraint involves both the inverter system parameters and those of the desired output voltage (amplitude A and frequency ω), which can be easily checked in the design procedure.
This analysis can also be extended when the parallel system feeds reactive loads. In this case, the sliding domain is given by
for i = 1, . . . , m, where Z(s) is the load impedance. Note that the parallel-connected inverters can lose the sliding motion for heavy nonlinear loads (such as power rectifiers) because of the discontinuities in the load current i o . In these cases, the sliding regime can be recovered after a fast transient response since (13) is verified as soon as the load current i o derivative is smoothed.
IV. FIXED-SWITCHING-FREQUENCY OPERATION
The robustness properties of sliding mode control require the assumption of an infinite switching-frequency operation which, in practice, leads to switching control actions occurring at a variable frequency rate. However, fixed-switching-frequency operation is often required in power electronics equipment since it not only facilitates filter element design to avoid undesirable electromagnetic interferences but also provides switching loss control to improve the system efficiency.
In addition, a fixed-switching-frequency operation allows the use of interleaving techniques for parallel-connected inverters aimed at reducing the output current ripple by properly shifting the inductor current of each inverter. In this sense, a modular inverter system interleaving operation preserving the robustness properties of the sliding mode control approach requires above all turning the original sliding mode-based design into a fixedfrequency-based one. In this paper, this is achieved through a ZAD quasi-sliding mode control algorithm. The original ZAD quasi-sliding algorithm [12] was developed for a SISO system controlled by a single control variable u taking only two values, namely, u + and u − , and involving a single switching surface σ. For the sake of completeness, the ZAD quasi-sliding control principle is summarized as follows (see [12] for further details). In ZAD quasi-sliding mode, the original sliding-mode control law given by
is modified into a PWM as
where T is the desired switching period fixed by the user, and d K is the duty cycle in the K-period. The ZAD control algorithm assumes a piecewise linear behavior with slopesσ| (K,u + ) andσ| (K,u − ) for the switching surface in each T -period. Under this assumption, the ZAD control algorithm imposes the duty cycle d K to force, when possible, a switching surface ZAD, i.e.,
Since the original MIMO control design problem for the sliding surfaces σ is turned into m-SISO control design problems for the sliding surfaces μ, the ZAD control algorithm can be directly applied, as in [12] , to each surface μ i .
V. FPGA-BASED ZAD CONTROL LOOP IMPLEMENTATION
This section deals with the implementation of an FPGAbased laboratory prototype comprising three parallel-connected inverters. As pointed out in Section III, the generation of the ZAD control signal of each inverter by the decoupling approach only requires the sensing of both its own inductor current and the load current. Provided that the load current is accessible, this property offers the possibility of implementing each inverter controller by means of its own control processor without the need for additional information from the remaining inverters. However, interleaving operation, as well as power management and/or fault-tolerant control, policies are "centralized" control strategies since they require information of the overall power conversion system. In this regard, these strategies were considered for the design of the laboratory prototype for experimental validation purposes, embedding the following algorithms and strategies into a single FPGA: 1) the fixed-frequency ZAD-based quasi-sliding mode control strategy for achieving ac output voltage regulation and balanced current sharing among active inverter modules described in Section IV; 2) a power management strategy, turning on/off the available inverters according to the load power demand. This strategy is used to test control robustness when several inverters are turned on/off during system operation; 3) an interleaving modulation algorithm. Fig. 3 shows the FPGA-based implementation block diagram of the control system, which includes an analog signal conditioner, several analog-to-digital converters, and an XC2S100 FPGA programmable logic device with its corresponding external clock and EEPROM configuration memory.
As can be seen, the control system inputs correspond to all the variables involved in the switching surfaces given in (5), namely, all the inductor currents, the scaled output and reference voltages, the capacitor current used to build the output voltage derivative, and the load current i o (t) which is required by the power management strategy algorithm.
The FPGA design is mainly divided into two functional sections, namely, one devoted to inverter control and the other to system power management, as described in the following sections.
A. Inverters Interleaving Control
In this section, the ZAD quasi-sliding algorithm is solved for each inverter according to the samples of the switching surfaces [12] , and subsequently, the corresponding full-bridge control input is generated.
In contrast to the implementation of interleaving techniques presented in other works, where the number of active power processors is fixed [26] - [29] , the modular system of this paper requires an interleaving algorithm adaptive to the number of active inverters since they can be turned on/off according to power management guidelines.
In this sense, the interleaving technique is implemented in a flexible manner by using counters instead of phase shifters in the PWM waveforms. Indeed, if m denotes the total number of inverters and onlym inverters are active, the required PWM carrier shift phase of the jth inverter is given by (T /m) · (j − 1) with j = 1 . . .m, where T is the switching period. Thus, assuming that a digital sawtooth PWM signal is generated by means of an 8-bit down counter, the initial value of the counter leading to the previous shift phases will be given by
255,
for j = 1 int
B. Power Management
In this section, the number of inverters to be turned on/off is decided according to the modular system power status and some of the principles already reported in [30] and [31] to improve power system reliability and efficiency.
The power management algorithm embedded in the FPGA determines the required number N of active inverters by solving the following inequalities: (20) m being the number of available inverters of the modular system,m the number of inverters to be turned on, I o the load current, I max the maximum inverter output current, and I turn−off (I turn−off ≤ I max ) the turn-off threshold of the inverter output current. When the number of inverters required to satisfy the load power demand is higher than the number of available converters, the inverters are turned off for overcurrent protection purposes. After embedding all the previous strategies, the duty cycle time computation of the ZAD algorithm at the beginning of each switching period takes approximately three to four clock periods, resulting in a total processing time ranging from 0.5 to 0.67 μs for an FPGA clock frequency of 6 MHz. As a consequence, for a switching period of 42.5 ms (23 kHz), a minimum duty cycle of 1.6% may be achieved in the worst case, thus allowing a cycle-by-cycle control design. It is worth pointing out that the processing time is independent of the number of active inverters due to the concurrent processing of the FPGA algorithm.
VI. EXPERIMENTAL RESULTS
In order to validate the design, a set of experimental results addressing both the steady state and the transient behavior of the modular inverter system has been obtained through a prototype of three parallel-connected inverters. The nominal operation of the modular system assumes the following.
1) The three inverters are supplied by the same dc input voltage, which is set to 70 V DC. 2) The modular system must deliver an ac output voltage fixed by a reference signal of V ref (t) = 55 sin(100πt) to a resistive load of R L = 5 Ω, which corresponds to a total power of 300 W. As regards the modular inverter power stage, all the fullbridge switches were built by means of IRFP450 MOSFETs driven by IR2110 drivers, and the switching frequency was fixed at 23 kHz; the values of each inverter output filter capacitor were set to C 1 = C 2 = C 3 = 20 μF, whereas the values of the corresponding output filter inductances were set to L 1 = 1.5 mH, L 2 = 1.22 mH, L 3 = 0.9 mH, r L1 = 94 mΩ, r L2 = 116 mΩ, and r L3 = 100 mΩ in order to check inductor current equalization capability. It must be pointed out that this set of parameter values ensures the linear behavior approximation of the switching surfaces required by proper ZAD algorithm operation [12] .
Moreover, the control parameter values [i.e., the coefficient values of the sliding surfaces involved in (5)] were set to k 1 = 1 and k 2 = 6e-5, taking into account the following considerations.
1) Since k 2 /k 1 > 0 is the time constant of the output voltage error sliding mode transient response, this factor was adjusted in order to obtain a fast transient response, as well as to verify the sliding mode conditions according to the criteria already reported in [13] .
2) The dynamic range limitation of the A/D converters is also considered.
Concerning several of the following experimental results, the voltage reference was deliberately shifted by 180
• with the oscilloscope user options to facilitate the comparison with the output voltage. Figs. 4 and 5 show the measured steady-state output voltage and inductor currents of the modular inverter system, respectively. As can be observed, balanced current sharing is achieved. Fig. 6 shows the measured output voltage and output current for a load step change from open circuit to R L = 5 Ω, which is a clear sign of the rapid output voltage steady-state recovery of quasi-sliding mode control. A zoom view of the interleaved inductor currents can be seen in Fig. 7 , confirming the proper operation of the interleaving algorithm at a switching frequency of 23 kHz. Fig. 8 shows the output voltage and the output current when the inverter system is loaded with a full-wave rectifier, whereas Fig. 9 shows the measured output voltage, reference voltage, and the voltage error for the same load. The total harmonic distortion measured in this case is approximately 0.6%, which can be considered good inverter performance.
In addition, the following set of performance indexes is defined to quantify the steady-state features, namely, Table I .
Figs. 4-9 and Table I show that both output voltage regulation and balanced current sharing are achieved for mismatched inverter modules. A fast transient recovery time in the presence of load transients, which is attributable to the robustness properties of sliding control principles, is also attained.
Concerning the power management strategy, Fig. 10 shows how the third inverter is activated when the output voltage amplitude is step increased from 40 to 50 V. Notice that the third inverter activation takes place in less than one output voltage period and does not affect output voltage amplitude. Furthermore, Fig. 11 shows how the inverter modules (plots 2 to 4) are successively turned on when the output voltage amplitude (plot 1) is successively fixed to 20, 30, 40, and 50 V for a load of R L = 5 Ω, and the user-defined power levels are set to P 2 = 96 W and P 3 = 202 W, as shown in Table II . This result validates once again the proper operation of the power management strategy and proper current sharing among mismatched inverter modules.
VII. CONCLUSION
A quasi-sliding control algorithm has been proposed for the control of a modular dc-ac power conversion system comprising m single-phase parallel-connected inverter modules. The decoupling approach reducing the MIMO control problem to m SISO control problems allows the direct application of the ZAD algorithm and interleaving fixed-switching-frequency system operation, while also preserving the steady-state robustness properties resulting from sliding mode control. In particular, the experimental results obtained for a three inverter modular system laboratory prototype with FPGA-based control implementation have shown that the control objectives, namely, ac output voltage regulation and balanced current sharing, are achieved for mismatched modules even if the number of active inverters is time varying during system operation.
